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Abstract
Generalized speedup is defined as parallel speed over sequential speed. In this pa-
per the generalized speedup and its relation with other existing performance metrics,
such as traditional speedup, efficiency, scalability, etc., are carefully studied. In terms
of the introduced asymptotic speed, we show that the difference between the gener-
alized speedup and the traditional speedup lies in the definition of the efficiency of
uniprocessor processing, which is a very important issue in shared virtual memory ma-
chines. A scientific application has been implemented on a KSR-1 parallel computer.
Experimental and theoretical results show that the generalized speedup is distinct from
the traditional speedup and provides a more reasonable measurement. In the study of
different speedups, various causes of superlinear speedup are also presented.
"This research was supported by the National Aeronautics and Space Administration under NASA contract NAS1-
19480 while the first author was in residence at the Institute for Computer Applications in Science and Engineering
(ICASE), NASA Langley Research Center, Hampton, VA 23681-0001.

1 Introduction
In recent years parallel processing has enjoyed unprecedented attention from researchers, govern-
ment agencies, and industries. This attention is mainly due to the fact that, with the current circuit
technology, parallel processing seems to be the only remaining way to achieve higher performance.
However, while various parallel computers and algorithms have been developed, their performance
evaluation is still elusive. In fact, the more advanced the hardware and software, the more difficult
it is to evaluate the parallel performance. In this paper we target recent development of shared
virtual memory machines and revisit the generalized speedup [17] performance metric.
Distributed-memory parallel computers dominate today's parallel computing arena. These ma-
chines, such as the Kendall Square KSR-1, Intel Paragon, and TMC CM-5, have successfully
delivered high performance computing power for solving certain of the so-called "gran.d-challenge"
problems. From the viewpoint of processes, there are two basic process synchronization and com-
munication models. One is the shared-memory model in which processes communicate through
shared variables. The other is the message-passing model in which processes communicate through
explicit message passing. The shared-memory model provides a sequential program paradigm.
With shared virtual address space, the shared-memory model supports shared virtual memory, but
requires sophisticated hardware and system support. An example of a distributed-memory ma-
chine which supports shared virtual address space is the Kendall Square KSR-1. Traditionally, the
message-passing model is bounded by the local memory of the processing processors. With recent
technology advancement, the message-passing model has extended the ability to support shared
virtual memory. Shared virtual memory simplifies the software development and porting process by
enabling even extremely large programs to run on a single processor before being partitioned and
distributed across multiple processors. However, the memory access of the shared virtual memory
is non-unlform [8]. The access time of local memory and remote memory is different. Running
a large program on a small number of processors is possible but could be very inefficient. The
inefficient sequential processing will lead to a misleading high performance in terms of speedup or
efficiency.
Generalized speedup, defined as parallel speed over sequential speed, is a new performance
metric proposed in [17]. In this paper, we revisit generalized speedup and address the measurement
issues. Through both theoretical proofs and experimental results, we show that generalized speedup
provides a more reasonable measurement than traditional speedup. In the process of studying
generalized speedup, the relation between the generalized speedup and many other metrics, such as
efficiency, scaled speedup, scalability, are also studied. Various reasons for superllnearlty in different
speedups are also discussed. Results show that the main difference between the traditional speedup
and the generalized speedup is how to evaluate the efficiency of the sequential processing on a single
processor.
The paper is organized as follows. In section 2 we study traditional speedup, including the
scaled speedup concept, and introduce some terminology. Analysis shows that the traditional
speedup, fixed-size or scaled size, may achieve superlinearity on shared virtual memory machines.
Furthermore, with the traditional speedup metric, the slower the remote memory access is, the
larger the speedup. Generalized speedup is studied in Section 3. The term asymptotic speed is
introduced for the measurement of generalized speedup. Analysis shows the differences and the
similarities between the generalized speedup and the traditional speedup. Efficiency and scalability
issues are also discussed. Experimental results of a production application on a Kendall Square
KSR-1 parallel computer are given in Section 4. Section 5 contains a summary.
2 The Traditional Speedup
One of the best accepted and the most frequently used performance metrics in parallel processing
is speedup. It measures the parallel processing gain over sequential processing and is defined as
sequential execution time over parallel execution time. Parallel algorithms often exploit parallelism
by sacrificing mathematical efficiency. To measure the true parallel processing gain, the sequential
execution time should be based on a commonly used sequential algorithm. To distinguish it from
other interpretations of speedup, the speedup measured with a commonly used sequential algorithm
has been called absolute speedup [14]. Absolute speedup is an important metric, especially when
new parallel algorithms are introduced. Another widely used interpretation is the relative speedup
[14], which uses the uniprocessor execution time of the parallel algorithm as the sequential time.
There are several reasons to use the relative speedup. First, the performance of an algorithm varies
with the number of processors. Relative speedup measures the variation. Second, relative speedup
avoids the difficulty of choosing the practical sequential algorithm, implementing the sequential
algorithm, and matching the implementation/programming skill between the sequential algorithm
and the parallel algorithm. Also, when problem size is fixed, the time ratio of the chosen sequential
algorithm and the uniprocessor execution of the parallel algorithm is fixed. Therefore, the relative
speedup is proportional to the absolute speedup. Relative speedup is the speedup commonly used
in performance study. The well known Amdahl's law [1] and Custafson's scaled speedup [4] are
both based on relative speedup. In this study we will focus on relative speedup and reserve the
terms traditional speedup and speedup for relative speedup. The concepts and results of this study
can be extended to absolute speedup.
The absolute speedup and the relative speedup are distinguished by the sequential algorithm.
After a sequential algorithm is chosen, from the problem size point of view, speedup can be further
divided into the fixed-size speedup and the scaled speedup. Fixed-size speedup emphasizes how much
execution time can be reduced with parallel processing. Amdahl's law is based on the fixed-size
speedup. With one parameter, the sequential processing ratio, Amdahl's law gives the limitation of
the fixed-sizespeedup.The scaledspeedupis concentratedon exploringthecomputationalpower
of parallelcomputersfor solvingotherwiseintractablelargeproblems.Dependingon the scaling
restrictionsof the problemsize,the scaledspeedupcanbeclassifiedasthe fixed-time speedup and
the memory-bounded speedup [18]. When p processors are used, fixed-time speedup scales problem
size to meet the fixed execution time. Then the scaled problem is also solved on an uniprocessor to
get the speedup. Corresponding to Amdahl's law, Gustafson has given a simple fixed-time speedup
formula [5]. The memory-bounded speedup [18] is another practically used scaled speedup. It is
defined in a similar way to the fixed-time speedup. The difference is that in memory-bounded
speedup the problem size is scaled based on the available memory, while in fixed-time speedup the
problem size is scaled up to meet the fixed execution time. A detailed study of the memory-bounded
speedup can be found in [18].
Speedup can also be classified based on the achieved performance. Let p and Sp be the number
of processors and the speedup with p processors. The following terms were used in [7].
Definition 1
• Super-linear speedup: Ump-,oo s-2-= oo
P
• Linear super-unitary speedup: p < Sp <: e. p for some constant c > 1.
• Unitary speedup: Sp = p.
• Linear sub-unitary speedup: _. p < Sp < p for some positive constant _ < 1.
• Sub-linear speedup: limv._,oo s-e-= O.
P
We say a speedup is a superlinear speedup if it is either super-linear or linear super-unitary. It
is debatable if any machine-algorithm pair can achieve "truly" superlinear speedup. Four possible
causes of superlinear speedup given in [7] are listed in Fig. 1.
1. cache size increased in parallel processing
2. overhead reduced in parallel processing
3. latency hidden in parallel processing
4. Randomized algorithms
Figure 1. Causes of Superlinear Speedup: part 1
Cause 2 in Fig. 1 can be considered theoretically [15], there is no measured superlinear speedup
ever attributed to it. Cause 3 does not exist for relative speedup since both the sequential and
parallel execution usethe same algorithm. Cause 1 is unlikely applicable for scaled speedup, since
when problem size scales up, by memory or by time constraint, the cache hit ratio is unlikely to
increase. Two other causes of superlinear relative speedup and scaled speedup are listed in Fig. 2.
5. mathematical inefficiency of the serial algorithm
6. higher memory access latency in the sequential processing
Figure 2. Causes of Superlinear Speedup: part 2
Since parallel algorithms are often mathematically inefficient, cause 5 is a likely source of su-
perUnear speedup of relative speedup. A good example of superlinear speedup based on 5 can be
found in [13].
With the virtual memory and shared virtual memory architecture, cause 6 can lead to an
extremely high speedup, especially for scaled speedup where an extremely large problem has to be
run on a single processor. Figure 7 shows a measured superlinear speedup on a KSR-1 machine.
The measured superlinear speedup is due to the inherent deficiency of the traditional speedup
metric.
To analyze the deficiency of the traditional speedup, we need to introduce the following defini-
tion.
Definition 2 The cost of paraUelism i is the ratio of the total number of processor cycles consumed
in order to perform one unit operation of work when i processors are active to the machine clock
rate.
The sequential execution time can be written in terms of work:
Processor cycles per unit of work (1)Sequential execution time = Amount of work × Machine clock rate
The ratio in the right hand side of Eq. (1), processor cycles per unit of work over machine clock
rate, is the cost of sequential processing.
Work can be defined as arithmetic operations, instructions, transitions, or whatever is needed to
complete the application. In scientific computing the number of floating-point operations (FLOPS)
is commonly used to measure work. In general, work may be of different types, and units of different
operations may require different numbers of instruction cycles to finish. (For example, the times
consumed by one division and one multiplication may be different depending on the underlying
machine, and operation and memory reference ratio may be different for different computations.)
The influence of work type on the performance is one of the topics studied in [17]. In this paper,
westudythe influenceof inefficientmemoryaccesson the performance.Weassumethat thereis
only onework type and that any increasein the numberof processorcyclesis due to inefficient
memoryaccess.
In a sharedvirtual memoryenvironment,thememoryavailabledependson thesystemsize.Let
W_ be the amount of work executed when i processors are active, and let W P= }-_-_=1W{ represent
the total work. The cost of parallelism i in a p processor system, denoted as %(i, W), is the elapsed
time for one unit operation of work when i processors are active. Then, Wi • cv(i,W) gives the
accumulated elapsed time where i processors are active. %(i, W) contains both computation time
and remote memory access time.
The uniprocessor execution time can he represented in terms of uniprocessor cost.
P
t(1) = y_Wi .cv(s,W),
i=1
where cv(s , W) is the cost of sequential processing on a parallel system with p processors. It is
different from %(1, W) which is the cost of the sequential portion of the parallel processing. Parallel
execution time can be represented in terms of parallel cost,
P
t(p) = r, w,
-T "cp(i, w).
i=1
The traditional speedup is defined as
t(1)
sp- t(p)
If Cp(i, W) = Cp(p, W), for 1 _< i < p, then
PEi=l w_. cp(s,w)
- E_=, -_ %(i,w)" (2)
Sp = cp(s,W) W
cp(p,W)" v _W_t" (3)
_i=1" i
The first ratio of Eq. (3) is the cost ratio, which gives the influence of memory access delay. The
second ratio,
W
p _._ (4)
_i=1 i
is the simple analytic model based on degree of paral]elism [18]. It assumes that memory access
time is constant as problem size and system size vary. The cost ratio distinguishes the different
performance analysis methods with or without consideration of the memory influence. In general,
cost ratio depends on memory miss ratio, page replacement policy, data reference pattern, etc. For
a simple case, if we assume there is no remote access in parallel processing and the remote access
ratio of the sequential processing is (p - 1)/p, then
cp(8, W) = _1+ p - -1 time of per remote access (5)
cp(p, W) p p time of per local access
Equation (5) approximately equals the time of per remote access over the time of per local access.
Since the remote memory access is much slower than the local memory access under the current
technology, the speedup given by Eq. (3) could be considerably larger than the simple analytic
model (4). In fact, the slower the remote access is, the larger the difference. For the KSR-1, the
time ratio of remote and local access is about 7.5 (see Section 4). Therefore, for p = 32, the cost
ratio is 7.3. For any W/)-'_i=lP W__, > 0.14, under the assumed remote access ratio, we will have a
superlinear speedup.
3 The Generalized Speedup
While parallel computers are designed for solving large problems, a single processor of a parallel
computer is not designed to solve a very large problem. A uniprocessor does not have the computing
power that the parallel system has. While solving a small problem is inappropriate on a parallel
system, solving a large problem on a single processor is not appropriate either. To create a useful
comparison, we need a metric that can vary problem sizes for uniprocessor and multiple processors.
Generalized speedup [17] is one such metric.
Generalized Speedup = Parallel Speed
Sequential Speed" (6)
Speed is defined as the quotient of work and elapsed time. Parallel speed might be based on scaled
parallel work. Sequential speed might be based on the unscaled uniprocessor work. By definition,
generalized speedup measures the speed improvement of parallel processing over sequential pro-
cessing. In contrast, the traditional speedup (2) measures time reduction of parallel processing. If
the problem size (work) for both parallel and sequential processing are the same, the generalized
speedup is the same as the traditional speedup. From this point of view, the traditional speedup is
a special case of the generalized speedup. For this and for historical reasons, we sometimes call the
traditional speedup the speedup, and call the speedup given in Eq. (6) the generalized speedup.
Like the traditional speedup, the generalized speedup can also be further divided into fixed-
size, fixed-time, and memory-bounded speedup. Unlike the traditional speedup, for the generalized
speedup, the scaled problem is solved only on multiple processors. The fixed-time generalized
speedup-is Sizeup [17]. Wheflxed-time benchmark SLALOM [6] is based on sizeup.
If memory access time is fixed, one might always assume that the uniprocessor cost cl,(s ) will
be stablized after some initial decrease_(lue to initialization, loop overhead, etc.), assuming the
memory is large enough. When cache and remote memory access are considered, cost will increase
when a slower memory has to be accessed. Figure 3 depicts the typical cost changing pattern.
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Figure 3. Cost Variation Pattern.
From Eq. (1), we can see that uniprocessor speed is the reciprocal of uniprocessor cost. When
the cost reaches its lowest value, the speed reaches its highest value. The uniprocessor speed cor-
responding to the stablized main memory cost is called the asymptotic speed (of uniprocessor).
Asymptotic speed represents the performance of the sequential processing with efficient memory
access. The asymptotic speed is the appropriate sequential speed for Eq. (6). For memory-
bounded speedup, the appropriate memory bound is the largest problem size which can maintain
the asymptotic speed. After choosing the asymptotic speed as the sequential speed, the corre-
sponding asymptotic cost has only local access and is independent of the problem size. We use
c(s, Wo) to denote the corresponding asymptotic cost, where W0 is a problem size which achieves
the asymptotic speed. If there is no remote access in parallel processing, as assumed in Section 2,
then c(s, Wo)/cp(p, Wo) = 1. By nq. (3), the corresponding speedup equals the simple speedup
which does not consider the influence of memory access time. In genera], parallel work W is not
the same as W0. So we have
W
Generalized Speedup = _1 _, .cp(i,w) W . e(s, Wo)
' = ,' (7)
,
Equation (7) is another form of the generalized speedup. It is a quotient of sequential and parallel
time as is traditional speedup (2). The difference is that, in Eq. (7), the sequential time is based
on the asymptotic speed. When remote memory is needed for sequential processing, c(s, Wo) is
smaller than cp(s, W). Therefore, the generalized speedup gives a smaller speedup than traditional
speedup.
Parallel efficiency is defined as
speedup (8)
E.O_ciency = number of processors"
iThe Generalized efficiency can be defined similarly as
generalized speedup
Generalized Efficiency = _ o-f--p_s"
By definition,
and
(9)
W. c(s, W)
Efficiency = _' _ •cp(i, W) (10)P" _i=1 i
w. c(s, W0)
Generalized Efficiency = _ w__ W)" (11)P'_i=l , "cp(i,
Equations (10) and (11) show the difference between the two efficiencies. The traditional efficiency
assumes that the measured sequential processing achieves hundred percent efficiency. The gen-
eralized efficiency assumes that the sequential processing based on the asymptotic cost achieves
hundred percent efficiency.. Traditional speedup compares parallel processing with the measured
sequential pr_ocessing. Generalized speedup compares parallel processing with the sequential pro-
cessing based on-the asymptotic cost. From this point of-vlew, generalized speedup is a reform of
traditional speedup. The following propositions are direct results of Eq.(7).
Proposition 1 If cp(s, W) is independent of problem size, traditional speedup is the same as gen-
eralized speedup.
Proposition 2 If the parallel work, W, achieves the asymptotic speed, that is W = Wo , then the
fixed-size traditional speedup is the same as the fixed-size generalized speedup.
By Proposition 1, if the simple analytic model (4) is used to analyze performance, there is no
difference between the traditional and the generalized speedup. If the problem size W is larger
than the suggested initial problem size W0, then the single processor speedup $1 may not equal to
one. $1 measures the sequential inefficiency due to the difference in memory access.
The generalized speedup is also closely related to the scalability study. Isospeed scalability
has been proposed recently in [19]. The isospeed scalability measures the ability of an algorithm-
machine combination maintaining the average (unit) speed, where the average speed is defined as
the speed over the number of processors. When the system size is increased, the problem size is
scaled up accordingly to maintain the average speed. If the average speed can be maintained, we
say the algorithm-machine combination is scalable and the scalability is
p'W
¢(P,P')- _7, (12)
where W' is the amount of work needed to maintain the average speed when the system size has
been changed from p to p', and W is the problem size solved when p processors were used. By
8
definition
W
Average Speed =
v W,.cp(i,W)"P'_=I i
Since the sequential cost is fixed in Eq. (11), fixing average speed is equivalent to fixing generalized
efficiency. Therefore the isospeed scalability can be seen as the iso-generalized-efficiency scalability.
When the memory influency is not consedered, i.e. %(s, W) is independent of the problem size, the
iso-generalized-efficiency will be the same as the iso-traditional-efficiency. In this case, the isospeed
scalabihty is the same as the isoefficiency scalability proposed by Kumar [11, 8].
Proposition 3 If the sequential cost Cp(S, W) is independent of problem size or if the simple anal-
ysis model (4) is used for speedup, the isoefficiency and isospeed scalability are equivalent to each
other.
The following theorem gives the relation between the scalability and the fixed-time speedup.
Theorem 1 Scalability (12) equals one if and only if the fixed-time generalized speedup is unitary.
Proof: Let c(s, Wo), Cp(i, W), W, Wi be as defined in Eq. (7).
If scalability (12) equals 1, let W', p' be as defined in Eq. (12) and define W[ similarly as W_,
we have
P' P (13)
_-7 = _,
for any number of processors p and p_. By the definition of generalized speedup, generalized speedup
W'. c(s,W0)
G-Sv' = p' w___1'E_ _ • cp,(i, W')"
With some arithmetic manipulation, we have
W Iw' c_sp, E_' T" cp,(_,w')
p, p, e(s, Wo)
Similarly, we have
W a_sp F_,_ 7-w" cv(i ' W)
p p c(s,Wo)
By Eq. (13) and the above two equations,
_i W'-c "c¢(i, w') C_S_ E_ w_
_ _. _ • cp(i, W)
c(s,Wo) - p c(s,Wo)
For fixed-time speedup
P' W' P W . cp(i, W).T .c_,(i,w')= _ T
i i
Thus,
Forp= 1,
as,,, a.Sp
f p
G..Sp, = p' . G_S_. (14)
Equation (14) is the corresponding unitary speedup when G-S1 is not equal to one. If the work W
equals W0, then G-S1 = 1 and Eq. (14) becomes
G__p, - pt
which is the unitary speedup defined in definition 1 .
If the fixed-time generalized speedup is unitary, then for any number of processors, p and p',
and the corresponding problem sizes, W and W', where W ' is the scaled problem size under the
fixed-time constraint, we have
w c(s, w0)
---- p,
E_ w. %(i, w)W
and
Therefore,
W'.c(s, W0)
_l W In- "%,(i, w')
= pt.
W W'
p . E_ _ . %(i, w) v' . E( w,, "7" %,(i, W')
The average speed is maintained. Also since
we have the equality
I" W'
____.PW .%(i,W)= _--:--.c,,(i,W'),
i i
W W'
p
The scalability(12)equalsone. []
The following theorem gives the relation between memory-bounded speedup and fixed-time
speedup. The theorem is for generalized speedup' However, based on Proposition i, the resuIt is
true for traditional speedup when uniprocessor cost is fixed or the simple analysis model is used.
Theorem 2 If problem size increases proportionally to the number of processors in memory-
bounded scaleup, then memory-bounded generalized speedup is unitary if and only if fixed-time
generalized speedup is unitary.
Proof: Let c(s, Wo), %(i, W), W and Wi be as defined in Theorem 1. Let W', W* be the scaled
10
problemsizeof fixed-timeand memory-boundedscaleuprespectively, and W_ and W_* be defined
accordingly.
If memory-bounded speedup is unitary, we have
w. c(_,w0)
E';wT" cAi, w) = p,
and
w*. c(_,w0)
E(-_ •c,,(_,w*)
Combine the two equations, we have the equation
_ pl.
W W*
p.Efw = vw.
-_. %(i, W) f" _i -7--" %,(i, W*)"
By assumption, W* is proportional to the number of processors available,
(15)
W* pl
= --.W. (16)
P
Substituting Eq. (16) into Eq. (15), we get the fixed-time equality:
v' W* P W
-7-" c,,(i,w') =_: -V"e,(i,W).
i i
(17)
That is W' = W*, and the fixed-time generalized speedup is unitary.
If fixed-time speedup is unitary, then, following similar deductions as used for Eq. (15), we have
W W'
p E_ w = w,. c_,(i,w')"• T'_(i,w) V'E_'7-
Applying the fixed-time equality Eq. (17) to Eq. (18), we have the reduced equation
(18)
W t pS
= --.W. (19)
P
With the assumption Eq. (16), Eq. (19) leads to
* __ WI
and memory-bounded generalized speedup is unitary. []
The following corollary is a direct result of Theorem 1 and Theorem 2.
Corollary 1 If work increases proportionally with the number of processors, then scalability (12)
; i1
equals one if and only if the memory-bounded generalized speedup is unitary.
Finally, to complete our discussion on the superlinear speedup, there is a new cause of super-
linearity for generalized speedup. The new source of superUnear speedup is called profile shifting
[6], and is due to the problem size difference between sequential and parallel processing. An ap-
plication may contain different work types. While problem size increases, some work types may
increase faster than the others. When the work types with lower costs increase faster, superlinear
speedup may occur. A superlinear speedup due to profile shifting was studied in [6].
7. profile shifting
Figure 4. Causes of Superlinear Speedup: part 3
4 Experimental Results
In this section, we discuss the timing results for solving an application problem on KSR-1 parallel
computers. We first give brief descriptions of the architecture and the application problem, and
then present the timing results and analyses.
4.1 The Machine
The machine to be discussed here can be viewed as a combination of (or a compromise between)
the distributed and shared memory parallel architectures. Their hybrid is called the Shared Virtual
Memory architecture. A representative of this category is the new KSR-1 parallel computer from
Kendall Square Research. It has distributed physical memory which makes the system scalable to a
large number of processors, and a shared address space which provides users a shared-memory-Uke
programming environment.
Figure 5 shows the architecture of the KSR-1 parallel computer [9]. Each processor on the KSR-
1 has 32 Mbytes of local memory. The CPU is a super-scalar processor with a peak performance of
40 Mfiops in double precision. Processors are organized into different rings. The local ring (ring:0)
can connect up to 32 processors, and a higher level ring of rings (ring:l) can contain up to 34 local
rings with a maximum of 1088 processors.
If a non-local data element is needed, the local search engine (SE:0) will search the processors
in the local ring (ring:0). If the search engine SE:0 can not locate the data element within the local
ring, the request will be passed to the search engine at the next level (SE:I) to locate the data.
12
. . ring:l .
nng: ng:O
Figure 5. Configuration of KSR-1 parallel computers.
P: processor M: 32 Mbytes of local memory
This is done automatically by a hierarchy of search engines connected in a fat-tree-like structure
[9, 12]. The memory hierarchy of KSR-1 is shown in Fig. 6.
Each processor has 512 Kbytes of fast subcache which is similar to the normal cache on other
parallel computers. This subcache is divided into two equal parts: an instruction subcache and a
data subcache. The 32 Mbytes of local memory on each processor is called a local cache. A local
ring (ring:0) with up to 32 processors can have 1 Gbytes total of local cache which is called Group:O
cache. Access to the Group:0 cache is provided by Search Engine:0. Final]y, a higher level ring
of rings (ring:l) connects up to 34 local rings with 34 Gbytes of total local cache which is called
Group:l cache. Access to the Group:l cache is provided by Search Engine:l. The entire memory
hierarchy is called ALLCACHE memory by the Kendall Square Research. Access by a processor
to the ALLCACHE memory system is accomplished by going through different Search Engines as
shown in Fig. 6. The latencies for different memory locations [10] are: 2 cycles for subcache, 20
cycles for local cache, 150 cycles for Group:O cache, and 570 cycles for Group:l cache.
4.2 The Application
Least squares problems are frequently encountered in scientific and engineering applications. The
major work of solving least squares problems is to solve the normal equation
ATAx = ATb (20)
by orthogonal factorization schemes (Householder Transformations and Givens rotations). Efficient
Householder algorithms have been discussed in [3] for shared memory supercomputers, and in [16]
13
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Figure 6. Memory hierarchy of KSR-1.
for distributed memory parallel computers.
In many cases, for instance the inverse problem of partial differential equations [2], the nor-
ma] equation system resulting from the discretization is too ill-conditioned to be solved directly.
Tikhnov's regularization method [20] is frequently used in this case to increase numerical stability.
The key step in this process is to introduce a regularization factor a > 0. Instead of solving (20)
directly, we solve the following system
(ATA + c_I)x = ATb
for x. Eq. (21) can also be written as
(A T, v'_I) (
or
A) ()x = (Ar, v_t) bvr5l o
(21)
(22)
(23)
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sothat the major taskis to carry out the QR factorization for matrix B which has the structure
ai'/ -.. o111
a(1) a(1) .. a(1)
ml m2 " mr*
(24)
where we usually have m > n with m of the same order as n. Matrix B is neither a complete full
matrix nor a sparse matrix. The upper part is full and the lower part is sparse (in diagonal form).
Because of the special structure in (24), not all elements in the matrix are affected in a particular
transformation step. In the first step, all elements within the frame in matrix (24) will be affected.
In each new step, the frame in (24) will shift downwards one row with the left most column out
of the game. Therefore, at the ith step, the submatrix B_ affected in the transformation has the
form:
B_ = ,J0 ,,(0 (25)
_m+i-l,i ...... _m%i-l,n
o ... o J
If the columns of matrix Bi of (25) are denoted by b_, i.e.
= b_+l-., b,,], (26)
then the Householder Transformation can be described as:
15
Householder Transformation
Initialize matrix B
for i= 1, n
1. ol, = -sign(a_))(bi r b!) 1/2
2. wi = b_ - aiel
3./3j T i 2= w_ b_(c_ _._(0_-_,, . ), j=i+l,...,n
4. b} :b i-/_jwi, j=i+l,'"n
end for
The calculation of _j's and updating of b_'s can be done in parallel for different index j.
4.3 Timing Results
The numerical experiments reported here were conducted on the KSR-1 parallel computer installed
at the Cornel] Theory Center. There are 128 processors altogether on the machine. During the
period when our experiments were performed, however the computer was configured as two stand-
alone machines with 64 processors each. Therefore, the numerical results were obtained using less
than 64 processors.
Figure 7 shows the traditional fixed-size speedup curves obtained by solving the regularized
least squares problem with different matrix sizes n. The matrix is of dimensions 2n × n. We can
see clearly that as the matrix size n increases, the speedup is getting better and better. For the
case when n = 2048, the speedup is 76 on 56 processors. Although it is well known that on most
parallel computers, the speedup improves as the problem size increases, what is shown in Fig. 7 is
certainly too good to be a reasonable measurement of the real performance of the KSR-1.
The problem with the traditional speedup is that it is defined as the ratio of the sequential
time to the parallel time used for solving the same fixed-size problem. The complex memory
hierarchy on the KSR-1 makes the computational speed of a single processor highly dependent on
the problem size. When the problem is so big that not all data of the matrix can be put in the local
memory (32 Mbytes) of the single computing processor, part of the data must be put in the local
memory of other processors on the system. These data are accessed by the computing processor
through Search Engine:0. As a result, the computational speed on a single processor slows down
significantly due to the high latency of Group:0 cache. The sustained computational speed on a
single processo_r is 5.5 Mflops, 4.5 Mflops and 2.7 Mflops for problem sizes 1024, 1600 and 2048
respectively. On the other hand, with multiple processors, most of the data needed are in the local
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Figure 7. Fixed-size (Traditional) Speedup on KSR-1
memory of each processor, so the computational speed suffers less from the high Group:0 cache
latency. Therefore, the excellent speedups shown in Fig. 7 are the results of significant uniprocessor
performance degradation when a large problem is solved on a single processor.
Figure 8 shows the measured single processor speed as a function of problem size n. The House-
holder Transformation algorithm given before was implemented in KSR Fortran. The algorithm
has a numerical complexity of W = 2n 3 + 8.5n 2 + 26.5n, and the speed is calculated using s = W/t
where t is the CPU time used to finish the computation.
As can be seen from Fig. 8, the three segments represent significantly different speeds for
different matrix sizes. When the whole matrix can be fit into the subcache, the performance is
close to 7 Mflops. The speed decreases to around 5.5 Mflops when the matrix can not be fit into
the subcache, but still can be accommodated in the local cache. Note, however, when the matrix is
so big that access to Group:0 cache through Search Engine:0 is needed, the performance degrades
significantly and there is no clear stable performance level as can be observed in the other two
segments. This is largely due to the high Group:0 cache latency and the contention for the Search
Engine which is used by all processors on the machine. Therefore, the access time of Group:0 cache
is less uniform as compared to that of the subcache and local cache.
To take the difference of single processing speeds for different problem sizes into consideration,
we have to use the generalized speedup to measure the performance of multiple processors on
the KSR-i. AS Can be: seen from the definition of Eq. (6), the generalized speedup is defined
as the ratio of the parallel speed to the asymptotic sequential speed, where the parallel speed is
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Figure 8. Speed Variation of Uniprocessor Processing on KSR-1
based on a scaled problem. In our numerical tests, the parallel problem was scaled in a memory-
bounded fashion as the number of processors increases. The initial problem was selected based
on the asymptotic speed (5.5 Mflops from Fig. 8) and then scaled proportionally according to the
number of processors, i.e. with p processors, the problem is scaled to a size that will fill M x p
Mbytes of memory, where M is the memory required by the unscaled problem. Figure 9 shows
the comparisons of the traditional scaled speedup and the generalized speedup. For the traditional
scaled speedup, the scaled problem is solved on both one and p processors, and the value of the
speedup is calculated as the ratio of the time of one processor to that of p processors. While for
the generalized speedup, the scaled problem is solved only on multiple processors, not on a single
processor. The value of the speedup is calculated using Eq. (6), where the asymptotic speed is used
for the sequential speed. It is clear that Fig. 9 shows that the generalized speedup gives much more
reasonable performance measurement on KSR-1 than does the traditional scaled speedup. With
the traditional scaled speedup, the speedup is above 20 with only 10 processors. This excellent
superlinear speedup is a result of the severely degraded single processors speed, rather than the
perfect scalability of the machine and the algorithm.
5 Conclusion
Since:the scaled up principle was proposed in 1988 by Gustafson and other researchers at Sandia
National Laboratory [5], the principle has been widely used in performance measurement of parallel
algorithms and architectures. One difficulty of measuring scaled speedup is that vary large problems
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Figure 9. Comparison of Generalized and Traditional Speedup on KSR-1
have to be solved on uniprocessor, which is very inefficient if virtual memory is supported, or is
impossible otherwise. To overcome this shortcoming, generalized speedup was proposed and studied
by Gustafson and Sun [17]. Generalized speedup is defined as parallel speed over sequential speed
and does not require solving large problems on uniprocessor. The study [17] emphasized the
fixed-time generalized speedup, sizeup. To meet the need of the emerging shared virtual memory
machines, the generalized speedup, particularly implementation issues, has been carefully studied
in the current research. It has shown that traditional speedup is a special case of generalized
speedup, and, on the other hand, generalized speedup is a reform of traditional speedup. The main
difference between generalized speedup and traditional speedup is how to define the uniprocessor
efficiency. When uniprocessor speed is fixed these two speedups are the same. Extending these
results to scalability study, we have found that the difference between isospeed scalability [19]
and isoefficiency scalability [11] is also due to the uniprocessor efficiency. When the uniprocessor
speed is independent of the problem size, these two proposed sca_abilities are the same. As part of
the performance study, we have shown that an algorithm-machine combination achieves a perfect
scalability if and only if it achieves a perfect speedup. Seven causes of superUnear speedup are also
listed.
A scientific application has been implemented on a Kendall Square KSR-1 shared virtual mem-
ory machine. Experimental results show that uniprocessor efficiency is an important issue for
virtual memory machines, and that the asymptotic speed provides a reasonable way to define the
uniprocessor efficiency.
The results in this paper on shared virtual memory can be extended to general parallel corn-
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puters. Sinceuniprocessor efficiency is directly related to parallel execution time, scalabillty, and
benchmark evaluations, the range of applicability of the uniprocessor efficiency study is wider than
speedups. The uniprocessor efficiency might be explored further in a number of contexts.
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